



EC-220 Computer System Architecture

Dr. Ahsan Shahzad

Department of Computer and Software Engineering (DC&SE)

College of Electrical and Mechanical Engineering (CEME)

National University of Science and Technology (NUST)

Week # 8_OLE



Division


- Relatively easy in binary
 - Can be accomplished via shifting and addition/subtraction
 - Quotient can only be 1 or 0 i.e. **Either** directly subtract divisor from the dividend and insert 1 in quotient **OR** insert 0 in the quotient
 - **Dividend = Divisor x Quotient + Remainder**
- Division of two **n-bit** numbers will generate two results (remainder & quotient), each up to **n-bits**
- Will look into 2 versions of division algorithm
- Negative numbers: more difficult
- There are better techniques, we won't look at them

	1001 _{ten}	Quotient
Divisor 1000 _{ten}	1001010 _{ten}	Dividend
	-1000	
	10	
	101	
	1010	
	-1000	
	10 _{ten}	Remainder



Division Hardware


- First version



$$\begin{array}{r} \text{Quotient} \\ \text{Dividend} \end{array} \quad \begin{array}{r} 1001_{\text{ten}} \\ 1000_{\text{ten}} \overline{) 1001010_{\text{ten}}} \\ \underline{-1000} \\ 10 \\ 101 \\ 1010 \\ \underline{-1000} \\ 10_{\text{ten}} \end{array} \quad \begin{array}{l} \text{Remainder} \end{array}$$

First Division Algorithm

- **Three basic steps for each bit**
 - Divisor Subtraction
 - Left shift Quotient
 - Right shift Divisor
- **33 repetitions to get result**
- **Require almost 100 clock cycles**
- **Division is Slow**
 - Avoid as much as possible, use shift operation directly for division by powers of 2.




Example: Division Algorithm

- Division example using previous algorithm (7 / 2)

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	①110 0111
	2b: Rem < 0 $\Rightarrow$ +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	①111 0111
	2b: Rem < 0 $\Rightarrow$ +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	①111 1111
	2b: Rem < 0 $\Rightarrow$ +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	①000 0011
	2a: Rem $\geq$ 0 $\Rightarrow$ sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	①000 0001
	2a: Rem $\geq$ 0 $\Rightarrow$ sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001


Division Hardware- Refined Version

Final Version



Dividend in Rem. reg.

Refined Algorithm



Example- Refined Version

Iteration	Divisor	Divide algorithm	
		Step	Remainder
0	0010	Initial values	0000 0111
	0010	Shift Rem left 1	0000 1110
1	0010	2: Rem = Rem - Div	1110 1110
	0010	3b: Rem < 0 $\Rightarrow$ + Div, sll R, R0 = 0	0001 1100
2	0010	2: Rem = Rem - Div	1111 1100
	0010	3b: Rem < 0 $\Rightarrow$ + Div, sll R, R0 = 0	0011 1000
3	0010	2: Rem = Rem - Div	0001 1000
	0010	3a: Rem $\geq$ 0 $\Rightarrow$ sll R, R0 = 1	0011 0001
4	0010	2: Rem = Rem - Div	0001 0001
	0010	3a: Rem $\geq$ 0 $\Rightarrow$ sll R, R0 = 1	0010 0011
Done	0010	shift left half of Rem right 1	0001 0011

Signed Division


- Convert operands to positive numbers
- Remember Signs of original digits
- After Division, add appropriate signs
 - **Quotient:** -ve if Divisor and Dividend signs differ else +ve
 - **Remainder:** same sign as of **Dividend**

Faster Division

- Unlike faster multiplication, we can't implement faster Division just by adding more hardware / ALU's
 - At each step, the sign of difference or subtraction is needed to execute next step
- **There are techniques exists for faster division,**
 - normally they predict quotient bits, typically 4 bits e.g. *SRT technique*
 - mispredictions handled in subsequent steps

Division in MIPS

- *Instructions:* **div, divu**
- *Registers:* **Hi – Lo**, will hold the **Remainder - Quotient**



```
div    s,t    # lo <- s div t
          # hi <- s mod t
          # operands are two's complement

divu   s,t    # lo <- s div t
          # hi <- s mod t
          # operands are unsigned
```


Multiplication & Division in MIPS

- Summary

multiply	mult \$s2,\$s3	Hi, Lo = $\$s2 \times \$s3$	64-bit signed product in Hi, Lo
multiply unsigned	multu \$s2,\$s3	Hi, Lo = $\$s2 \times \$s3$	64-bit unsigned product in Hi, Lo
divide	div \$s2,\$s3	Lo = $\$s2 / \$s3$, Hi = $\$s2 \bmod \$s3$	Lo = quotient, Hi = remainder
divide unsigned	divu \$s2,\$s3	Lo = $\$s2 / \$s3$, Hi = $\$s2 \bmod \$s3$	Unsigned quotient and remainder
move from Hi	mfhi \$s1	$\$s1 = \text{Hi}$	Used to get copy of Hi
move from Lo	mflo \$s1	$\$s1 = \text{Lo}$	Used to get copy of Lo